



CECHEOS COOSS

FIG. 1





30 A

FIG. 3





FIG 4



W II II II

FIG 5

NB 512505

MC4	МС3	MC2	MC1	а3	a2	a1	a0	a3	a2	<u>a1</u>	<u>a0</u>	Configuration
1	1	1 1		A19	A18	A17	A16	Ā19	Ā18	A17	A16	1 bit wide
1	1	1 ()	Н	A18	A17	A16	Н	A18	A17	Ā16	2 bit wide
1	1	0 ()	Н	Н	A17	A16	Н	Н	A17	A16	4 bit wide
1	0	0 ()	Н	Н	Н	A16	Н	Н	Н	A16	8 bit wide
0	0	0 ()	Н	Н	Н	Н	Н	Н	Н	Н	16 bit wide

FIG. 6

08 512505

МЗ	M2	M1	MC4	МС3	MC2	MC1	
0	0	0	0	0	0	0	
0	0	1	1	0	0	0	
0	1	0	1	1	0 .	0	
0	1	1	1	1	1	0	
1	0	0	1	1	1	1	

FIG 7




FIG 8

Configu	ration F	RAM con	tents	Resulting Configuration
0	0	0	0	16 bit wide
1	0	0	0	8 bit wide
1	1	0	0	4 bit wide
1	1	1	0	2 bit wide
1 53	1 S2	1 S1	1 50	1 bit wide

FIG. 9

М	A19	A18	A17	A16	MC4	MC	23 M	C2 MC1	Configuration
0	X	X	X	x	1	1	1	1	1 bit wide
1	0	X	X	X	1	1	1	0	2 bit wide
1	1	0	X	X	1	1	0	0	4 bit wide
1	1	1	0	X	1	0	0	0	8 bit wide
1	1	1	1	x	0	0	0	0	16 bit wide

FIG. 10